



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/347,106	07/02/1999	STANLEY A. HRONIK	M-7086US	3360

24251 7590 06/09/2003

SKJERVEN MORRILL LLP
25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110

EXAMINER

ANDERSON, MATTHEW D

ART UNIT

PAPER NUMBER

2186

DATE MAILED: 06/09/2003

16

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/347,106	HRONIK, STANLEY A.	
	Examiner Matthew D. Anderson	Art Unit 2186	D
<i>-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --</i>			
Period for Reply			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.			
<ul style="list-style-type: none"> - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). 			
Status			
1) <input checked="" type="checkbox"/> Responsive to communication(s) filed on <u>22 April 2003</u> .			
2a) <input type="checkbox"/> This action is FINAL .		2b) <input checked="" type="checkbox"/> This action is non-final.	
3) <input type="checkbox"/> Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.			
Disposition of Claims			
4) <input checked="" type="checkbox"/> Claim(s) <u>1-56</u> is/are pending in the application.			
4a) Of the above claim(s) <u>56</u> is/are withdrawn from consideration.			
5) <input checked="" type="checkbox"/> Claim(s) <u>38-45</u> is/are allowed.			
6) <input checked="" type="checkbox"/> Claim(s) <u>1-13,17,25,27-36 and 46-55</u> is/are rejected.			
7) <input checked="" type="checkbox"/> Claim(s) <u>14-16,18-24,26 and 37</u> is/are objected to.			
8) <input type="checkbox"/> Claim(s) _____ are subject to restriction and/or election requirement.			
Application Papers			
9) <input type="checkbox"/> The specification is objected to by the Examiner.			
10) <input checked="" type="checkbox"/> The drawing(s) filed on <u>02 July 1999</u> is/are: a) <input checked="" type="checkbox"/> accepted or b) <input type="checkbox"/> objected to by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).			
11) <input type="checkbox"/> The proposed drawing correction filed on _____ is: a) <input type="checkbox"/> approved b) <input type="checkbox"/> disapproved by the Examiner.			
If approved, corrected drawings are required in reply to this Office action.			
12) <input type="checkbox"/> The oath or declaration is objected to by the Examiner.			
Priority under 35 U.S.C. §§ 119 and 120			
13) <input type="checkbox"/> Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).			
a) <input type="checkbox"/> All b) <input type="checkbox"/> Some * c) <input type="checkbox"/> None of:			
1. <input type="checkbox"/> Certified copies of the priority documents have been received.			
2. <input type="checkbox"/> Certified copies of the priority documents have been received in Application No. _____.			
3. <input type="checkbox"/> Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).			
* See the attached detailed Office action for a list of the certified copies not received.			
14) <input type="checkbox"/> Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).			
a) <input type="checkbox"/> The translation of the foreign language provisional application has been received.			
15) <input type="checkbox"/> Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.			
Attachment(s)			
1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)		4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ .	
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)		5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)	
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) <u>15</u> .		6) <input type="checkbox"/> Other: _____ .	

Art Unit: 2186

DETAILED ACTION

Continued Prosecution Application

1. The request filed on 4/22/03 for a Continued Prosecution Application (CPA) under 37 CFR 1.53(d) based on parent Application No. 09/347,106 is acceptable and a CPA has been established. An action on the CPA follows.

Election/Restriction

2. Restriction to one of the following inventions is required under 35 U.S.C. 121:
 - I. Claims 1-55, drawn to burst I/O, classified in class 711, subclass 168.
 - II. Claim 56, drawn to temporary storage of write data of a write operation preceding a read operation until a subsequent write operation occurs, classified in class 711, subclass 137.
3. Inventions I and II are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention II has separate utility such as it does not share the burst operation of Group I. See MPEP § 806.05(d).
4. Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.
5. And, also because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group II, restriction for examination purposes as indicated is proper.

Art Unit: 2186

6. As non-elected claim 56 was never officially canceled in a previous action, the restriction requirement made prior to the CPA has been repeated and prosecution is being continued on the invention previously elected (Group I, claims 1-55) in accordance with MPEP 819.

Drawings

7. This application has been filed with informal drawings which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed.

Allowable Subject Matter

8. Claims 38-45 are allowed.

9. Claims 14-16, 18-24, 26, and 37 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

10. The following is a statement of reasons for the indication of allowable subject matter: the prior art does not teach or suggest the following:

[Claim 14]: at least two registers for providing both a burst address received at the address bus and at least one read/write control signal received at the input terminal of the memory circuit to the at least two memory blocks sequentially in one clock cycle;

[Claim 18]: selecting a first write burst address stored in a first register corresponding to the last write burst operation;

[Claim 20 & 38]: the third write data item is written to one of the memory blocks at the initiation of the first write burst operations, and the fourth write data item is written to the other one of the memory blocks half a clock cycle after the initiation of the first write burst operation;

Art Unit: 2186

[Claims 26 & 37]: generating an echo clock signal when a read data item is provided on the data bus.

11. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

12. Since allowable subject matter has been indicated, applicant is encouraged to submit formal drawings in response to this Office action. The early submission of formal drawings will permit the Office to review the drawings for acceptability and to resolve any informalities remaining therein before the application is passed to issue. This will avoid possible delays in the issue process.

Claim Rejections - 35 USC § 103

13. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

14. Claims 1-4, 10-13, 17, 25, 27-31, and 46-54 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ryan (US Patent # 5,749,086) and Wright *et al.* (US Patent 5,587,961).

15. With respect to claims 1, 28, 46, 48, 50, 52, 54, Ryan discloses:

an address bus for receiving an address, as shown in item 105 of figure 3;
at least two memory blocks, as shown by the memory array 101 in figure 3;

Art Unit: 2186

an data bus for receiving data, as shown in item 130 of figure 3;
a sequential write burst and sequential read burst via the data bus, as shown in figure 19.

16. With respect to claims 2, 10, 29, 46, 49, Ryan discloses:

the first and second write data items are provided on the data bus at least one clock cycle after the first write burst operation is initiated, by teaching in figure 15, idle states (NOP) occurring after the write mode is selected, but before the write burst is started;

the first and second read data items are provided on the data bus at least one clock cycle after the first read burst operation is initiated, by teaching in figure 7, idle states (NOP) occurring after the read mode is selected, but before the read burst is started:

17. With respect to claims 3, 30, 48, 52, Ryan discloses a read/write control signal for indicating a write burst or a read burst operation, by teaching in Table 1 of column 6, lines 35-40, determining the mode by the command signals.

18. With respect to claims 4, 31, Ryan discloses second and third read or write bursts, as shown in figure 19.

19. With respect to claim 11, Ryan discloses an output circuit enable, by teaching in figure 19 of an output enable signal.

20. With respect to claim 12, Ryan discloses:

an input terminal for receiving the control signals, by showing the command decode device (104) in figure 3;

the output circuit being enabled by a 3-state signal, by teaching in Table 2 of column 6, lines 50-60, determining the read and write modes by the command signals.

Art Unit: 2186

21. With respect to claims 13, 47, 51, Ryan discloses a multiplexer for receiving a clock signal and read data items, and sequentially transferring to an output bus of the multiplexer, the read data items in accordance with the state of the clock signal, as shown in figures 3 and 19.

22. With respect to claims 25, 53, Ryan discloses a SRAM, in column 11, line 20.

23. With respect to claim 27, Ryan discloses:

a data-in bus for receiving write data items, as shown by the bus connected to the data-in buffer (126) of figure 3;

a data-out bus for providing read data items, as shown by the bus connected to the data-out buffer (128) of figure 3.

24. With respect to claim 54, Ryan discloses that consecutive read and write burst operations are capable to be performed sequentially in any order, by teaching in figure 11 of a burst read followed by a write, and in figure 19, of a burst write followed by a read.

25. With respect to the independent claims, Ryan teaches all other claim limitations, but does not specifically disclose initiating a read/write burst on the next consecutive clock cycle after the initiation of the first write/read burst. Wright *et al.* disclose in figure 7 and column 11, lines 36-39, a read burst issued at time T1 immediately following the write burst issued at time T0.

26. With respect to claim 46, Wright *et al.* disclose providing read data on the data bus within one clock cycle after the read operation is initiated, by teaching in column 1, lines 60-65, that read latency can be programmed to one clock cycle.

27. It would have been obvious to one of ordinary skill in the art, having the teachings of Ryan and Wright *et al.* before him at the time the invention was made, to modify the memory system with read and write bursts of Ryan, to include the consecutive initiation of the burst

Art Unit: 2186

cycles, as in the memory access control system with read and write bursts of Wright *et al.*, in order to improve system throughput by speeding up transition from burst write operations to burst read operations, as taught by Wright *et al.* in column 12, lines 14-20.

28. Claims 5-9, 32-36, and 55 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ryan, Wright *et al.*, and Hayes *et al.* (US Patent # 5,987,570).

29. Ryan and Wright *et al.* teach all other limitations of the parent claims, but does not specifically disclose the following:

30. With respect to claims 5, 32, 55, Hayes *et al.* disclose overlapping of the transfer of data items during half a clock cycle, by teaching in column 5, lines 12-15, overlapping of the first and second read block transactions.

31. With respect to claims 6-7, 17, 33-34, Hayes *et al.* disclose overlapping of write bursts, by teaching in column 14, lines 4-5, overlapping a write to physical memory with another burst.

32. With respect to claims 8-9, 35-36, Hayes *et al.* disclose overlapping of read bursts, by teaching in column 5, lines 12-15, overlapping of the first and second read block transactions.

33. It would have been obvious to one of ordinary skill in the art, having the teachings of Ryan, Wright *et al.*, and Hayes *et al.* before him at the time the invention was made, to modify the memory system with read and write bursts of Ryan and Wright *et al.*, to include overlapping of memory read/writes, as in the memory access control system of Hayes *et al.*, in order to improve system throughput, as taught by Hayes *et al.*.

Art Unit: 2186

Conclusion

34. The prior art made of record on form PTO-892 and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111(c) to consider these references fully when responding to this action. The documents cited therein teach similar memory burst transmission systems.

35. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew D. Anderson whose telephone number is (703) 306-5931. The examiner can normally be reached on Monday-Friday, 2nd Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-7239 for regular communications and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.


Matthew D. Anderson

June 2, 2003


MATTHEW KIM
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100